• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 50 subscribers
  • Views 336 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

INA139-Q1: internal circuit question

Soichi Nishimura
Expert 4465 points
Part Number: INA139-Q1
Other Parts Discussed in Thread: INA139

Hi team,

Our customer asked a question about INA139Q1.

Could you support to answer these questions?

1. I want to know the internal circuit between PIN 8 and PIN6 in INA139-Q1 for  DFMEA analysis. Could you share the internal circuit with us?

2.Will PIN 8 and PIN6 have chance to be a short situstion below the formula? When will this situation happen,if it happen, what is the impact?

Best Regards,

Nishimura

  • 0
    Guru 140200 points
    Hi Nishimura,

    I don't think that TI is willing to uncover the internal circuitry of INA139... :-)

    Kai
  • 0
    TI__Mastermind 26660 points
    Hey Nishimura,

    We cannot share internal circuit schematic information, but I will try to answer your questions the best I can.

    1. The OUT pin does have internal ESD structures. There is one ESD reverse-biased to GND and another reverse biased to the V+ pin. I don't know the ratings of these ESD cells, but they will incur no damage as long as the system does not violate the Absolute Maxium ratings in Section 6.1 of datasheet. Since V+ will be >2.7V, the ESD diode to GND will likely be the cell to burn up or short if OUT (pin 6) is touching source that is >40V.

    2. There should not be a chance of an internal short between OUT and V+ as long as system does not violate Absolute Maximum Ratings. The Abs Max rating for OUT is 40V. So if the OUT pin (pin 6) touches a voltage source > 40V, then the device will break. If V+ is at 30V and there is an external shorting of OUT (pin 6) and V+ (pin 8), then the device will incur no damage because the Abs Max has not been violated.

    Hope this helps.

    Sincerely,
    Peter Iliya
    Current Sensing Applications