I want to design a time delay circuit, as the below design,what's the difference bettwen A and B scheme ？
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
FIrst of all, a better time delay would be a 2nd order Bessel active filter - linear phase is time delay.
The main difference in what you show is the op amp approach would have a low output impedance drive for whatever comes next. And, as you show it, you have two poles in that circuit.
As Michael has already mentioned, you'll have a more complex phase response. Additionally, some noise will be introduced to the system. Depending on your application, this level of noise may be acceptably small.
The big improvement is that you have you can use the amplifier output to drive whatever comes next in the signal chain, again as Michael has already mentioned.
Please understand that TI values our relationships with all suppliers/vendors. In no way, shape, or form does TI think of passive device suppliers/vendors as 'parasites', regardless of our business model.
What is a more logical explanation is that our web development team mixed up the terms 'parasitic' and 'passive'. So, thank you for pointing out this issue....I will send it on to our design tools team for correction.