The TI E2E™ design support forums will undergo maintenance from Sept. 28 to Oct. 2. If you need design support during this time, contact your TI representative or open a new support request with our customer support center.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PGA280: FSCLK conflicting info in latest datasheet

Part Number: PGA280

The latest datasheet (March 2020), has conflicting information regarding the max value for SCLK

On page 6, it lists SCLK frequency as 10MHz max

On Page 7 it lists FSCLK (Serial clock frequency) as 16MHz max

Could you please clarify which one is it?

  • HI Traian,

    The correct SCLK frequency supported is 16-MHz (or a serial clock period of 62.5ns).  I will provide the feedback to the group regarding the discrepancy on page 6 (discrepancy from old datasheet version).  The Timing Requirements: Serial Interface table has the updated information on page 7, as the serial interface timing was recently revisited and reviewed in detail by the design group this year (Datasheet Revision History on p2). 

    Thank you and Regards,