This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

INA240-Q1: Questions about INA240A2-Q1

Part Number: INA240-Q1

Hi TI-team

My customer are using the INA240A2QDRQ1.

They have some question.


1.When they searched the E2E forum because they wanted to know the values of internal resistances A to F, the resistance was described at the following URL.

https://e2e.ti.com/support/amplifiers/f/14/t/832312?tisearch=e2e-quicksearch&keymatch=ina240%20resistance


A = 500 kohm
B = 25 kohm
C = 25 kohm
D = 475 kohm
E = 50 kohm
F = 50 kohm

Are these TYPs ?

They wants to know the TYP and MIN values.

Could you tell me ?

 

2.Which is the polarity of the internal amplifier input stage, n or p ?

 

3.What is the leak current from IN± to GND and from IN± to OUT of the internal amp during sleep ?

  

Best Regards,

Koji Hayashi

  • Hi Koji Hayashi,

    You’re correct that these values are typical. The min and max values are 15% either way off from typical.

    The polarities are labeled in the diagram. But please do let me know if I misinterpreted question #2.

    If sleep mode means supply Vs=0V, the two input pins leakage to ground is identical and can be found in this datasheet figure.

    In this state, part of the input leakage current is siphoned to weakly bias the output stage, but this portion is indistinguishable from the rest and is eventually returned to ground. There should be no leakage to the output pin though. 

    Regards, Guang

  • Hi Koji Hayashi,

    You’re correct that these values are typical. The min and max values are 15% either way off from typical.

    The polarities are labeled in the diagram. But please do let me know if I misinterpreted question #2.

    If sleep mode means supply Vs=0V, the two input pins leakage to ground is identical and can be found in this datasheet figure.

    In this state, part of the input leakage current is siphoned to weakly bias the output stage, but this portion is indistinguishable from the rest and is eventually returned to ground. There should be no leakage to the output pin though. 

    Regards, Guang

  • Hi Guang-san

    Thank you for quick response.

    1.I understood the variation to be ±15%.

    2. Is the MOS of the differential Tr N-ch or P-ch ?

    3.I understood.

    I will answer to customers about No.1 and 3.

     

    Best Regards,

    Koji Hayashi

  • Hi Hayashi-san,

    Thank you for clarifying question #2. The main amplifier differential input pair is N MOS.

    Regards, Guang