This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear forum Members,
I would like to undersand in more detail the Latch-Up phenomenon, for this, I use TINA simulations as well.
According to slya014a document the parasitc multi-emitter transistors has current gain less than 1. I do not uderstand- if it is true- how can it casue a positve feedback which needed for latching (in analogy with flip-flops, where also gain>1 condition required)?
For me, latching occurs only, if gain>1 for those transistors. Another question is the typical resistance RS/Rw values performed by the the additional substrate p+/n+ diffusions (smaller values help to reduce ability of latchup - by shunting the emitter-base junctions) for a typical high voltage low power analog CMOS (Vcc max: 5..16V)
Thanks for the answers.
This forum is really intended to provide support for Texas Instruments Standard Logic products, but we have many community members that might be able to help you out.
The document you are referring to was written/published about 20 years ago -- I'm afraid the person who wrote it is no longer with TI.
Latchup is a very well defined subject that has been known about for decades. I can point you to a few resources to look into this further:
"Latchup" by Steven H. Voldman -- a textbook that covers the topic in detail
"Microelectronic Circuits" by Sedra & Smith -- a textbook that covers transistors at the most basic levels. It includes useful information regarding the structure of BJTs and equations to calculate the DC current gain based on doping and structure, if I remember correctly.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Emrys Maier:
thank you for the suggestions and the linked document, it seems to be useful.
In reply to Joseph82:
this latch-up phenomenon in CMOS circuits is very complex and most schematics you can see in such documents are usually highly simplified. Much more is going on than only forming a parasitic thyristor. But you are right: To permit latch-up the gain product of the parasitic NPN and/or PNP transistors forming the unwanted thyristor must exceed unity. In fact, the gains of the two individual parasitic transistors can even be very uneven. But, nevertheless, the product of the two gains must always exeed unity to allow latch-up to occur.
In reply to kai klaas69:
Thank you for the confirmation accoring to required condition for latch-up. Yes, it is very comlpex phenomenon, escpecially if the circuit is not a simple logic gate.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.