This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
TLV3012: Instability on power on
Part Number: TLV3012
Below is the schematic and waveform of TLV3012. Blue is 3.3V power supply, yellow is REG20_VOUT input to IN+, green is OUT. It seems, if the power up slope is slow, TLV3012 would output some glitch/spur in the output. Do we have any P2P substitution which doesn't have this operation?
I’m familiar with what you’re observing. Unfortunately the tlv3012 has something in its startup sequence that causes that glitch. Unfortunately I do not have anything that is pin compatible but our tlv4041r1 is functionally similar and does not suffer from this startup glitch since it has a POR circuit that controls the comparator output as the supply ramps up. In this device, the output is held low until power reaches the operating range. By next year the tlv4041r1 will also be available in a SOT23 package but for now you can evaluate on our little EVM which is a DIP breakout board that is easy to prototype with.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Chuck Sins:
Is there any way to reduce it? Increase the rising edge slope of the power supply?
In reply to Jerry Chen82343:
From my recollection, it was always about 6us wide regardless of ramp rate. It was just easier to capture when the ramp rate was slower.
This strange behaviour should be mentioned in the datasheet, I think.
In reply to kai klaas69:
That's a fair suggestion, we will consider adding that on our next revision of the datasheet. For most applications, the glitch is occurring outside of the recommended operating voltage range. While it is true that we have noticed this behavior, we do not have extensive data that characterizes this startup behavior. The main reason for adding the content would be to prevent someone from using this device in applications that require a known startup condition that can only come from devices such as TLV70x1 and TLV40x1 that have an integrated power on reset circuit.
I wouldn't characterize or specify the glitch, but only mention that a glitch can occur during power-up in certain situations. Then the designer is warned and will not run into unpleasant surprise.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.