Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 1772 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DDC112 DVALID SIGNAL IS NOT MATCHING DATASHEET.

subhabrata mazumder
Prodigy 150 points
Other Parts Discussed in Thread: DDC112

We have given power supply +5v and CLK(10MHZ) and CONV(500HZ) from AFG3102 function generator to the DDC112 chip.The DVALID signal is coming properly but it is inverted.oscilloscope snapshot is attached herewith.The yellow trace is DVALID and pink trace is for CONV signal.Please help us to resolve it. Please help us to resolve it.

  • 0
    TI__Mastermind 49756 points
    Hi Subhabrata,

    We have received your query about the DDC112 device and have notified the device applications expert.
    He will get back to you with a response as soon as he can.
  • 0
    TI__Guru 63220 points

    Subhabrata,

    The behavior you are seeing is normal if DXMIT and DCLK are not being used to read out the data. DVALID is low when the data is ready to be read out. If the data does not get read out, DVALID needs to go high again briefly before dropping low to show that data is once again ready. The figures in the datasheet assume that data is getting read out soon after DVALID goes low which causes DVALID to go high again when DXMIT is pulled low and DCLK is toggled to read out data.

    Regards,

    -Adam