Apart from increased capacity, is there any performance gain by using both DDR3 EMIFs? Can cores (ARM or DSP) be exclusively assigned to one EMIF or the other?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Apart from increased capacity, is there any performance gain by using both DDR3 EMIFs? Can cores (ARM or DSP) be exclusively assigned to one EMIF or the other?