This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5733L: no sound without MCLK

Part Number: TAS5733L
Other Parts Discussed in Thread: TAS5733

Hello, 

Our customer also met the similar question as this, he used the internal  oscillator to provide the MCLK, and SCLK is provided by blue tooth module, SCLK=48k*16*2=1.536Mhz, and MCLK is pulled down to GND by 10Kohm, the output is indeed no sound. His power up sequence isn't refer to the description of datasheet, what he did is that he only controlled the AVDD is prior to PVDD. So he's like to confirm if there is no sound caused by without external MCLK.  In addition, does he need short MCLK pin to SCLK pin and use LRCLK=48kHz, SCLK=48k*32*2=3.072MHz format? But the bit width is 24bit max, how to solve this? Below is the initial code :

#include "tas5733.h" uint8_t reg[13]={0x00,0xa0,0x03,0xf0,0x01,0xac,0x54,0xac,0x54,0x30,0x68,0x57,0x02};

void tas5733_init() {

IICwriteBytes(0x56,0x1b,1,&reg[0]); delayMs(100);

IICwriteBytes(0x56,0x02,1,&reg[0]);

IICwriteBytes(0x56,0x03,1,&reg[1]);

IICwriteBytes(0x56,0x04,1,&reg[2]);

IICwriteBytes(0x56,0x0e,1,&reg[3]);

IICwriteBytes(0x56,0x10,1,&reg[4]);

IICwriteBytes(0x56,0x11,1,&reg[5]);

IICwriteBytes(0x56,0x12,1,&reg[6]);

IICwriteBytes(0x56,0x13,1,&reg[7]);

IICwriteBytes(0x56,0x14,1,&reg[8]);

IICwriteBytes(0x56,0x19,1,&reg[9]);

IICwriteBytes(0x56,0x1a,1,&reg[10]);

IICwriteBytes(0x56,0x1c,1,&reg[11]);

IICwriteBytes(0x56,0x05,1,&reg[12]); delayMs(5);

uint8_t a[2]={0x00,0x3c};

IICwriteBytes(0x56,0x07,2,a);

IICwriteBytes(0x56,0x08,2,a);

IICwriteBytes(0x56,0x09,2,a); }

Best regards

Kailyn 

  • Hi Kailyn,

             If you want to use 3-wire I2S, MCLK and SCLK should be tied externally. It means that I2S only works when SCLK is in the range of 2.8224~24.576MHz.

             If MCLK is not provided, the amplifier’s internal oscillator will generate the internal clock required for the amplifier’s operation. In this operation mode, the amplifier will not stream audio content through the outputs until a valid MCLK is provided. Usually 48kHz Fs and 32bits mode is used, then SCLK is 3.072MHz, which can be also used for MCLK.

             So you mean max SCLK is only 24*2 Fs? Maybe you can let customer try to connect MCLK and BCLK, then try to provide 24Fs BCLK to see whether device has output. If can't, which means you must need 32Fs BLCK(3.072MHz). 

    BRs

    Leon