Hi team,
I have a question about Vdd rising behavior.
Both Vdd will stay at 1.8V, then rise up to 3.3V as shown at the attached picture. After Vcc is stable at 3.3V, the reset operation in chapter 9 of the datasheet has done.
Is there any problems of Vcc staying at middle voltage before a reset?
Regards,
Hideki