Hi,
I think the sampling frequency calculation takes some time. Could you make an estimation about how soon the result becomes available in the register from the first input of the incoming signal?
Thanks!
Regards,
Oguri (TIJ automotive FAE)
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I think the sampling frequency calculation takes some time. Could you make an estimation about how soon the result becomes available in the register from the first input of the incoming signal?
Thanks!
Regards,
Oguri (TIJ automotive FAE)
Hello Oguri,
Which sampling frequency are you wanting the calculation of: the audio port or the S/PDIF input?
Thank you,
Elizabeth Weichel
Hi Elizabeth,
Thank you for the feedback!
The sampling frequency I would like you to calculate are 32k, 44.1k, and 48kHz.
The input is audio port.
Regards,
Oguri
Thank you Oguri,
I will do some additional research and get back to you.
Elizabeth Weichel
Hello Oguri,
On page 20 of the data sheet, there is a timing diagram and a chart. Figure 5 shows the latency time between the input and DOUT. It looks like the latency time is 4/(fs) (where fs is sampling frequency). Please let me know if this answers your question.
Elizabeth Weichel
Hi Elizabeth,
Thank you for the feedback!
So, the time is "4/fs"? But it looks more like "1/4fs" in the figure, and I guess makes more sense. Which do you think is correct?
Regards,
Oguri
Hello Oguri,
In the original question, you mentioned that the calculation is seeming to take "some time". By this, did you mean almost 2 hours? If it is 1/4(fs) then for a 32k input, the latency would be over two hours. If it is 4/32k, then it would be around 0.13 ms. If either of these match the latency that you are experiencing, then that would help clear the confusion on the timing diagram.
Thank you,
Elizabeth Weichel
Hi Elizabeth,
I did not mean 2 hours. I thought 4/(fs) should be somewhat too long, because it is as long as 4 cycles of LR clock. it does not match what is described in the figure 5.
Thanks.
Regard,
Oguri
I will try to verify this information. Please allow me a few days to ensure that 4/fs is the correct latency.
I checked with another person and verified that 4/fs is the correct latency. Thank you for your patience.
Elizabeth Weichel