• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 267 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM3168A: Default delay given by Audio Codec

Shifali N
Expert 2205 points

Part Number: PCM3168A

Hi,

I am using PCM3168APAP in my design. I am using 6 audio input and 4 audio outputs in my design. The clock frequency details are as below:

LRCK - 48kHz
SCLK - 3.072MHz
MCLK - 12.28MHz

Will the IC introduce any default delay between audio input and audio output. When the audio input signal is fed to the audio codec, will be audio output signal will be obtained after any certain delay instroduced by the IC