• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 29 subscribers
  • Views 222 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320ADC5120: Audio Signal Length Limitation

Evan Wang
Expert 6390 points
Part Number: TLV320ADC5120
Other Parts Discussed in Thread: TLV320ADC5140,

Hi All,

This is Evan.

I have a question about the length limitation of the "Audio serial data", like SDOUT/BCLK/FSYNC.

If we configure it as daisy-chain connection, is there a limitation of above signal? 

Ex:

Connect TLV320ADC5120  -> TLV320ADC5140 through daisy-chain.

Looking forward to your reply.

Thank you.

  • 0
    TI__Intellectual 1150 points

    Hi Evan,

    The maximum number of devices is dependent on the number of channels used, sample rate, and word length that maintains a bit clock (BCLK) under 25 MHz.
    25 MHz ≥ bit clock ≥ (# channels/device) × (# devices) × (sample rate) × (word length)

    For example with four devices, each with four channels, at a 48-KHz sampling rate and 32-bit word length, BCLK ≥ 4 × 4 × 48 000 × 32 = 24.576 MHz. So in this example upto 4 devices of TLV320ADC5140 can be supported or upto 8 devices of TLV320ADC5120 can be supported (ADC5120 supports upto 2 channels, ADC5140 supports upto 4 channels).

    Also, please note that two methods of wiring several devices together are possible: Shared TDM or Daisy Chain TDM. Please refer to www.ti.com/.../sbaa383b.pdf for details.

    Hope this helps!

    Regards,

    Sakshi

  • 0 in reply to Sakshi Markhedkar
    TI__Expert 6390 points

    HI Sakshi,

    Thank you for the comment here.

    So sorry that I mean the PCB trace length limitation of those signals.

    Like 10cm/20cm....

    Thank you.

  • 0 in reply to Evan Wang
    TI__Intellectual 1150 points

    Hi Evan,

    There isn't a specific limitation on the trace length for ASI bus. However, standard layout guidelines for high-speed signals apply like avoid stub traces by implementing daisy chain routing, incorporate length matching between FSYNC, BCLK, SDOUT, etc.

    1. Regards,

    Sakshi