This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5805M: TAS5805M Over current issue

Part Number: TAS5805M

Hi Team,

We have set value 112 which is 2dB gain for Master Playback Volume control. So, when we use max volume using system UI, device is rebooting due over current. If we exceed the gain, it will cause to increase current level again. And if we reduce the gain (< 112), it will cause to reduce max volume level.

Current Requirement:

We have 2 speakers of 8ohm with BTL mode.We need to set registers in such way that, it should give 2*20W Power with less current.

Could you please share the few inputs so that it will help to reduce the current. In current driver and header, I have not changed anything. Please give suggestions to reduce current and power consumption in current design

 

Thanks

Divyesh

  • Hi Divyesh

        Do you checked the register value and make sure there's only OC fault happens right? The output power is a little large for this device, there's also possibility of OT triggers.

        To work under this condition, the PVDD voltage would be very high, may I know what is the LC filter value we are using? Try using larger inductor value will reduce the ripple current.

  • Hi ,

    Could you please share the register values that we need to check in the OC fault condition? .

    The issue is entire Tablet is rebooting, because 2*20W speaker causing the over current to input supply. 

    To work with this condition Could you please share the values for below registers:

    1. Please suggest mode for above schematic by keeping value of PVDD in mind - BD, 1SPW and hybrid 
    2. FSW value?
    3. Loop Band Width?
    4. AGAIN [BIN] value for the 18.65V?
    5. Need to understand relation between AGAIN Register and DIG_VOL_CTRL ?

    Thanks

    Divyesh

  • Hi Divyesh

       We could read register 70h, 71h, 72h, 73h to check all the possible errors, if there's only OC happens, 70h will have value, other register should all be 0x00.

    Please suggest mode for above schematic by keeping value of PVDD in mind - BD, 1SPW and hybrid 

    For this PVDD and output power, I'll suggest us to use 1SPW.

    FSW value?

    Better use 384KHz.

    Loop Band Width?

    Only 80KHz could be chosen for 384KHz PWM.

    AGAIN [BIN] value for the 18.65V?

    The 18.65V is our peak output voltage, right? The analog gain could use -4.5dB.

    Need to understand relation between AGAIN Register and DIG_VOL_CTRL ?

    AGAIN register is the analog gain settings, use this one would be fine. DIG_VOL_CTRL we call it DAC gain, recommend not to use it, may cause final output clipping if not correctly setting. 

  • Thanks

    Question 1 :

    We have one sound control Master Playback Volume, could please brief how exactly it works? It is associated with which codec register? If we are changing value of sound control using amixer or tinymix commands, how this changed value will reflect in driver and codec register?

    Question 2:

    Could you please here to find out the value that need to be set for AGL 0.5dB in the register ? I cant find the value for 0.5dB in datasheet , tunning guide and Process flow documents.

    As per the example from TI forums,

    0x4c  24                      #DAC gain 6dB
    0x7f   8c
    0x00  2c
    0x64  01 4E 00 00      #set the AGL threshold to be ~ -15.5dB

    0x68  C0 00 00 00     #enable AGL

     

    We need to set below register for AGL settings :

    Address -0x64

    Page- 0x2C Book- 0x8C

    Register Name-  Threshold Linear

     

    In the datasheet and tunning guide they have not shared much register value settings. Please help to find out the same.

     

    Thanks

    Divyesh

  • Hi Divyesh

        Jesse will help you solve this problem through mail, we can close here.