• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 466 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3263: Line Out amplifier gain

José María Jiménez Coronado
Prodigy 41 points
Part Number: TLV320AIC3263


Hi All, I am doing a gain diagram for a system's audio chain and I wonder what gain the Line Out (LOL/LOR) amplifiers are applying. Are they just direct drivers? Are they fixed amplifiers?

Thanks

  • 0
    TI__Mastermind 48515 points

    Hi Jose,

    The Line Amplifiers are direct drivers. You can figure out that gain that they are applying (digital scale -> output voltage) using section 2.6.3 in the application reference guide. It lists some example configurations and what output voltage corresponds to 0dbFS.

    Best regards,
    Jeff McPherson

  • 0 in reply to Jeff McPherson
    Prodigy 41 points

    Hi Jeff,

    Thank you for your answer, it helped me clarify my initial doubt. Now i have another question. I am not getting the 0.5Vrms stated in the ADC input nor in the DAC output. I am using 0.9V CM, and PTM_R4 in both converters, also we are using programming mode with a code implemented in PurePath Studio. When we rise the input above -9.5dBV (~335mVrms) it gets saturated. I am interfacing with an external device through the ASI1 using 20-bit RJF.

    I tested implementing a tone generator in the codec with an amplitude of 1 routed towards the Line Output amplifiers and the single-ended output was 0.3535 Vrms.

    Could there be a missing configuration in our code for the full-scale to be the same as the one specified in the documentation?

    Regards,

    José María Jiménez Coronado

  • 0 in reply to José María Jiménez Coronado
    TI__Mastermind 48515 points

    Hi Jose,

    What exactly is the code you're implementing on the miniDSP? Also is this with regard to the ADC path or DAC path or both?

    I would double check that the common mode is set to 0.9V since 0.3535V is closer to the full scale value when the common mode is set to 0.75V. In order to closer match the listed spec, can you switch back to processing block 1 (removing the DSP from the equation) and see if the output is normal?

    Best regards,
    Jeff McPherson