This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPA2016D2: Question about the register of TPA2016D2

Part Number: TPA2016D2

Dear TI Teams,

We have some question about the PA use of TPA2016D2. We have noticed that there some relevant descriptions in the datesheet, but the explanations are seems not very specific. Can you help to check the following questions?

1) We would like to focus on the understanding the issue of PA's gain and mode selection for registers (Figure 2 and Figure 3 are different modes in my understanding, if not accurately understood, please point them out). Which of Figure 1 are related to these two and how should they be configured?

2) Does Figure 2 and Figure 3 refer to different modes of PA, and how are they matched specifically?

3) Figure 4 and Figure 5 are the configurations of our project. Could you help to check if there are any issues?

4) What would be the impact of reducing the gain of the front-end chip and increasing the gain on the PA side?

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Thanks,

Kind Regards

  • Hi Lumina,

    • Your Figure 2 includes Figure 6 and 7 from data sheet:
      • Figure 6 is configured for the maximum gain of 30dB and compression ratio of 1:1 (no compression), Then it only changes the limiter level which can be observed in the plot as an almost flat horizontal line.
      • Figure 7 is more related to Figures 8 and 9 than it is to Figure 7.
    • Your Figure 3 includes Figure 8 and 9 from data sheet:
      • Figures 7, 8 and 9 for datasheet are similar, each plot includes different curves for different gain settings, while the difference between these plots is only the compression ratio going from 2:1, to 4:1 and 8:1.
    • Regarding your register settings from Figure 4:
      • You set reg 0x01 = 0x23. Note that speaker outputs are enabled by default, and you're actually writing 0 on these bits which is disabling them. Also, you enable the SWS bit which shuts down the device. Is that what you expect?
      • You set reg 0x06 = 0x31, this means output limiter is set to 2dBV. Is that what you expect?

    Best regards,
    -Ivan Salazar
    Applications Engineer