Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State
  • Replies 7 replies
  • Subscribers 30 subscribers
  • Views 121 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

Original question:

TAS2563: Need TAS2563 I2S Latency Specification in Tuning Mode

TAS2563: Long latency at Tuning mode

Mochi
Genius 3965 points
Part Number: TAS2563
Other Parts Discussed in Thread: TAS2572, TAS2562, , TAS5827

Tool/software:

Hello,

Our customer is evaluating TAS2563YGB in SA Tuning mode.

They are facing large latency issue at filed sound test.

 

As this previous E2E thread, we expect following workaround will help to reduce latency.

Could you suggest us effectiveness how much % can be improved latency form each idea?

- Use QFN package  -10%?? by higher DSP clocking

- Bypass sound processing, like DRC, EQ, DEQ

- Disable thermal protection algorism  -30%?? (Actually our SPK has enough power handling capability)

 

We can see ROM mode has very short latency, can you provide processing code which just has Excursion protection algorism?

Regards,

Mochizuki

  • 0
    TI__Guru** 101845 points

    Hi Mochizuki,

    Disabling features such as described in not a straightforward process, the integrated DSP comes pre-loaded with a specific process flow. What is the end product? Perhaps the host processor in the system is able to run only the excursion protection, and you can use an IV-sense enabled device only such as TAS2562 or TAS2572 instead.

    Best regards,
    -Ivan Salazar
    Applications Engineer

  • 0 in reply to Ivan Salazar
    Genius 3965 points

    Hi Ivan,

    Our application is Musical instruments portable amplifier, short latency is key factor.  

    1. ROM mode latency is specified as 38(1/fs). In this signal flow, which processing blocks are available? DRC, PEQ, DEQ
    2. RAM mode latency is TBD(1/fs). It is RAM mode.  So, is there anyway to customize instruction code?
    3. Is there TI reference code of IV sensing excursion control for external host processor?

    Regards,

    Mochizuki

  • 0 in reply to Mochi
    TI__Guru** 101845 points

    Hi Mochizuki,

    You can consider that only the items available in "Device Control" panel within PPC3 are available in ROM mode. All the items in "Tuning and Audio Processing" are available only in RAM mode.
    I'll double check on the RAM mode changes, as mentioned this may not be possible.

    Best regards,
    -Ivan Salazar
    Applications Engineer

  • 0 in reply to Ivan Salazar
    Genius 3965 points

    Hi Ivan-san,

    Any update for the information of modified RAM mode FW?

    We will have TAS2563 sound demo event tomorrow.  So, could you tell us second device proposal?

    Which device has No SA alogism but preset multiband DRC, DEQ and EQ function with boosted D-amp for more than 5W output?

    Regards,

    Mochizuki

  • 0 in reply to Mochi
    TI__Guru** 101845 points

    Hi Mochizuki,

    Unfortunately, there's no way to disable the features as described. TAS2563 has a pretty much fixed process flow.
    There are other devices with wider variety of process flows such as TAS5827 or other TAS58xx amplifiers.
    However, in any case the number and types of features are predefined, even if not used these are still enabled in the integrated processor and it's not possible to simply bypass or remove the different blocks from the process flow.

    Best regards,
    -Ivan Salazar
    Applications Engineer

  • 0 in reply to Ivan Salazar
    Genius 3965 points

    Ivan-san,

    Thank you for your information.

    We had a meeting with the customer.

    TAS2563 latency is 12msec however competitors SPK protection boosted D-amp has 4msec latency.

    Also their SPK characterization board is single all in one board configuration with easy operation real time measurement / tuning GUI.

    To beat such a device, is there improved latency boosted D-amp in your newly released TAS257x family?

    What is reason of this long latency? Is that caused by Class-H internal DC-DC voltage control delay rather than real time IV sensing topology?

    Regards,

    Mochizuki  

  • 0 in reply to Mochi
    TI__Guru** 101845 points

    Hi Mochizuki,

    Let me reach out to you over email to follow up on this opportunity and gather more information about the application requirements and competition.

    Best regards,
    -Ivan Salazar
    Applications Engineer