This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAC5112: TAC5112 power IOVDD and AVDD independence

Part Number: TAC5112

Hello,

We're putting a TAC5112 in a design - when the CPU goes to sleep 3V3 IOVDD will currently switch off but AVDD will remain powered at 3V3 - will this cause any power consumption issues?
Kind regards,

Dave

  • Hi Dave,

    This is fine, IOVDD and AVDD can be powered up or down in any order, so powering IOVDD with AVDD already stable is okay. You just need to ensure that IOVDD is stable before sending and I2C or SPI transactions to configure the device. You can read more detail about the power supply recommendations in section 9.3 of the datasheet starting on page 233.

    Best,

    Garret