This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPA3100D2 Power Supply Inductors and 100uf capacitor

Other Parts Discussed in Thread: TPA3110D2, TPA3100D2

We are designing TPA3110D2 based board and are having some space constraints. 12W into 4ohms with 14V supply.

What is the purpose of  ferrite beads on PVCCL and PVCCR power supply line as in the EVM schematic? If they are required can we use smaller ones as current is never going to be more than  1A into each of PVCCL and PVCCR . Better if they can be avoided. 

EVM uses 100uf cap each for PVCCL and PVCCR. Can we substitute the 2 x 100uf  with one 220uf?

The total output power vs supply current graph in Fig-26; Is it for single channel or for the entire chip (both channels combined)?



  • sorry. The part is TPA3110D2 not TPA3100D2 as title says.

    Also, We have 2 parts for each board (4 channels). We do not have 4 GPIOs on the micro to handle 2 shutdown and 2 fault pins. Is there a suggested way of paralleling shutdown and fault pins to minimize the required GPIOs. Both the amplifiers will be either ON or OFF together.

    The datasheet or EVM schematic shorts the fault pin to shutdown for auto recovery. If we have to interface this to  micro's GPIO shutdown will be o/p from micro where as fault is input to the micro. So do we need to use two different GPIOs one each for shutdown and Fault? 



  • Hi Mahendra,

    Those ferrite beads are for EMC considerations. They are not needed for IC operation but maybe needed to pass system EMC.

    EVM uses 100uF cap each for PVCCL and PVCCR for best performance. This is not the same as having one 200uF for both PVCCL and PVCCR since the placement of the bulk cap will be considerably farther away from the PVCCx pins. It really depends on your power supply and Po conditions. You maybe ok with a single 200uF cap placed close to both PVCCR and PVCCL pins.

    Fig 26 is per channel.