• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 941 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS6424-Q1: Impedance Constraints on TDM/I2S lines

Jared Becker
Genius 11855 points
Part Number: TAS6424-Q1


Hi Team,

Is there a recommended PCB Runner Timing (sec or mm) and Impedance Constraints for the TAS6424-Q1 TDM/I2S lines?

Thank you,

Jared 

  • 0
    TI__Genius 11090 points

    Hi Jared,

    TDM/IIS timing requirement is specified in the datasheet, as it is relatively low speed CMOS logic, we don't specially specify PCB trace impedance. Hope this will help you. If customer have more detailed question, we can talk further more.