This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SRC4190: SRC4190 Clock Scheme Review

Part Number: SRC4190

Hi Sirs,

Would you please assist us to review the below block diagram if it can support customer's input clock schemes properly?

1. I2S BCLK = 1.536MHz, I2S LRCLK = 48KHz
  
2A. I2S BCLK = 1.4112MHz, I2S LRCLK = 441.KHz
2B. I2S BCLK = 1.536MHz, I2S LRCLK = 48KHz
2C. I2S BCLK = 1.12MHz, I2S LRCLK = 35.2KHz

3A. I2S BCLK = 1.536MHz, I2S LRCLK = 48KHz
3B. I2S BCLK = 1.4112MHz, I2S LRCLK = 44.1KHz





Thank you and Bet regards,

Wayne Chen
12/27/2018 

  • Hi Wayne,

    Thanks for providing the details and I'll review the same and will get back to you. Due to the holidays, I'm currently OoO but will get back to you before next week. Thanks for your continued support.


    Best regards,
    Ravi