• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 171 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

PCM6340-Q1: VREF_QCHG, DREG_KA_TIME

PCM6340-Q1: TX_LSB setting

Shinji Tsuji
Genius 12378 points
Part Number: PCM6340-Q1

Hi team,

Could you explain the feature of TX_LSB register in 0x08 and the guideline of how to configure it?

In my setting, MSB first and TX_OFFSET = 1d.

regards,

  • 0
    TI__Mastermind 23050 points

    Hi Shinji-san,

    Typically you should not need to change this setting but it just controls how early the device will release the data line after the transmission of the LSB (last bit sent). This just gives more flexibility when the bus is shared with other devices for when another device can assume control of the data line.

    Best,

    Zak