This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1791A: sampling frequency setting

Part Number: PCM1791A

Hello experts,

I have question about sampling frequency.
Is sampling frequency decided by input clock to LRCK automatically?
In other words, there is no register for sampling frequency?

Thanks and best regards,
Ryo Akashi
  • Hi Akashi,

    By default, the device assumes 8x oversampling, which is supported in all fS rates.   If you wanted to change the oversample to 16x, then you would have to make sure your fS frequency was <100kHz.  There is no required configuration of the device assuming the ratio between LRCK, BCK, and SCK is valid.

    Thanks,

    Paul

  • Hello Paul-san,

    Thank you for your reply.
    I understand oversampling ratio should be 8x by default.

    If we use 44.1kHz for sampling frequency and oversampling ratio = 8x, we don't need to set any special setting.
    In other words, it's ok to just input 44.1kHz clock signal to LRCK.
    Is my understanding correct?

    Thanks and best regards,
    Ryo Akashi 
  • Hi Akashi-san,

    Your understanding is correct.

    Thanks,
    Paul

  • Hello Paul-san,

    Thank you for your reply. Your comment is helpful.

    Let me ask one more question.
    If we use fs=44.1kHz and set oversampling rate = 128 times fs by OS[1:0] register, is there any problem?

    Thanks and best regards,
    Ryo Akashi
  • Hi Akashi-san,

    That is fine, but note that in this case SCK must be ≥256×fS.

    Thanks,

    Paul