Hi ti team,
When I was looking at the ti TAS2560 Datasheet, I did not understand PLL_CLK. The specification says The PLL output needs to be configured between 100 MHz and 200 MHz, but For example, PLL_CLK should be 49.152 MHz for 48 kHz sampling rate, isn’t the two conflicting? The following screenshots