This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

PCM5121: Asking for the PCM5121 schematic and layout review

Mastermind 21980 points

Replies: 3

Views: 195

Part Number: PCM5121

Hi Team,

Would you please help review the schematic and layout for PCM5121?

customer found the output has the abnormal output.

here are the schematic and layout file.

BR,

SHH

  • Hi SHH,

    I suspect that the glitch is due to corruption of the I2S signal. What speed is it operating at? Is it geographically laid out near hi-power or switching signals?

    Thanks!
    Paul
  • In reply to Paul_Frost:

    Hi Paul,
    In the PCM5121 spec sheet, Timing Requirements of SCK is defined in page 11, but other I2S signals timing are not defined.(BCK, DATA, LRCK)
    Do you have any solution and could you get signal timing spec and any comments for this issue ?
    Currently, customer is using I2S as 3 wire mode (BCK, DATA, LRCK, not use SCK) by FW setting.

    BR,
    SHH
  • In reply to SHH:

    Hi SHH,

    Please look at the timing table for the PCM5142 - it is the same digital front end.
    www.ti.com/.../pcm5141.pdf


    Thanks!

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.