This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS5760M-Q1: What is sequence requirement of SPK_sleep, SPK_SD, SDIN, SMCLK, SCLK, LRCLK?

Part Number: TAS5760M-Q1

Hi, team,

I have two questions about TAS5760M-Q1 may need your help.

1. What is sequence requirement of SPK_sleep, SPK_SD, SDIN, SMCLK, SCLK, LRCLK?

2. What is the relation of fs and fsclk? How to configurate fs?

Thanks.

Johnny

  • Johnny,

    1. Please follow startup/shutdown sequence described at datasheet 'Detailed Design Procedure' for each application(BTL/PBTL/Mono/Stereo, SW/HW mode). see section 9.2.1.2 at page 49 for example.

    2. fs is audio sampling frequency, like 44.1KHz, 48KHz, 96KHz. fsclk is sampling clock for audio data bits, it is x times audio sampling frequency, x depends on bit length of audio data. you can find more information of MCLK, SCLK, FS at datasheet table 3 at page 32.



    Dylan