Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 2180 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] TLV320AIC CODECS and ADCs: Input clock jitter and noise specifications

Collin Wells
Guru 62895 points

What is the allowable clock jitter and noise for the input clock to the TLV320ADC and TLV320AIC products?

  • 0
    TI__Guru 62895 points

    We have quantified the effects of the clock jitter and phase noise on the SNR  of our ADCs and DACs.

    For ADC3101, AIC310x kind of devices, the typical number we need is around 100ps rms jitter for the final clock to the ADC. Assuming some performance degradation inside the device (PLL, routing, etc.,), a input clock with the following rms jitter is safe: 

    1.  Internal PLL not used : 50ps rms (20Hz – Fclk/2 Hz), DSB phase noise (double side band) to be used for integration
    2. Internal PLL used : 50ps rms (20Hz - ~150 KHz (bandwidth of PLL), DSB phase noise (double side band) to be used for integration

     Beyond 100ps rms, degradation may be expected.