[FAQ] TLV320AIC CODECS and ADCs: Input clock jitter and noise specifications

We have quantified the effects of the clock jitter and phase noise on the SNR  of our ADCs and DACs.

For ADC3101, AIC310x kind of devices, the typical number we need is around 100ps rms jitter for the final clock to the ADC. Assuming some performance degradation inside the device (PLL, routing, etc.,), a input clock with the following rms jitter is safe: 

1.  Internal PLL not used : 50ps rms (20Hz – Fclk/2 Hz), DSB phase noise (double side band) to be used for integration
2. Internal PLL used : 50ps rms (20Hz - ~150 KHz (bandwidth of PLL), DSB phase noise (double side band) to be used for integration

 Beyond 100ps rms, degradation may be expected.