This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS2770: TAS2770RJQR

Part Number: TAS2770

HI, 

We are using TAS2770 amplifier , observed no output from the amplifier to speaker (speaker voltage) checked the datasheet and found it was due to software shutdown.

 Measured the signals SBCLK, SDIN, FSYNC which were at configured range of frequency. Also, no interrupt in IRQZ pin.

As per datasheet, reason for software shutdown

The device transitions into software shutdown mode if it detects any faults with the TDM clocks such as:
• Invalid SBCLK to FSYNC ratio
• Invalid FSYNC frequency
• Halting of SBCLK or FSYNC clocks, TDM Clock Error. 

We don't have the above issues.  Also there was no interrupt set.

Kindly, explain why software shutdown occurred eventhough there was no above transition?

  • Part Number: TAS2770

    Hi Team,

    I am using TAS2770 audio amplifier. While i am running I got the "SOFTWARE SHUDOWN" in PWR_CRL register. I don't Know what i am missing.

    Here i mentioned the TAS configuration:-

    Chip Address                           Register            value

    TAS2770_CHIP_ADDRESS  CLOCK_CFG  0x00
    TAS2770_CHIP_ADDRESS  PB_CFG1        0x06
    TAS2770_CHIP_ADDRESS  INT_MASK0    0x00
    TAS2770_CHIP_ADDRESS  INT_MASK1    0x00
    TAS2770_CHIP_ADDRESS  TDM_CFG0    0x09
    TAS2770_CHIP_ADDRESS  TDM_CFG1    0x03
    TAS2770_CHIP_ADDRESS  TDM_CFG2    0x0A
    TAS2770_CHIP_ADDRESS  TDM_CFG3    0x00
    TAS2770_CHIP_ADDRESS  TDM_CFG4    0x32
    TAS2770_CHIP_ADDRESS  TDM_CFG5    0x42
    TAS2770_CHIP_ADDRESS  TDM_CFG6    0x45
    TAS2770_CHIP_ADDRESS  PB_CFG0       0x0F
    TAS2770_CHIP_ADDRESS  PWR_CTL      0x00

    We Checked the some register, here mention the Register Name and get value :-

    MISC_IRQ  -  0x81;

    INT_LIVE0,INT_LIVE1,INT_LTCH0,INT_LTCH1,INT_LTCH2,INT_MASK0,INT_MASK1 - 0x00;

    PWR_CTL -   0x02;  

    TDM_DET  - 0x24;

    Thanks,

    MS Vel

  • Hi, MS Vel,

    Our team will take a look at this issue. We will answer as soon as possible.

    Best regards,
    Luis Fernando Rodríguez S.

  • Hi Vel,

    Have you tried to use a configuration exported form PPC3? You can use the End System Integration panel to generate a configuration file.
    Using a configuration file from PPC3 would let you know that you're not missing any register write needed.

    You can also verify that the input clock signals correspond to your device configuration, a mismatch on these could trigger an error detection that disables the device.

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  • Hi  Ivan Salazar,

    1. Have you tried to use a configuration exported form PPC3?

    No. I didn't work with PPC3.I need your support in this.

    2. You can also verify that the input clock signals correspond to your device configuration.

    Yes, verified the input clock frequency in my configuration.

    Thanks,

    MS Vel

  • Hi

     We had checked the PPC3 register values while working with EVM and set accordingly in our application. But still we had got Software shutdown in Power control register. We had not get any other live and latched interrupts except the software shutdown status. Also we had not getting IRQ (interrupt from the pins). Also  we had checked the SBCLK, FSYNC, FSYNC ratio and data input to speaker amplifier in the scope and everything is good. But it is showing the Software shut down and hence we are not getting switching outputs in the speaker out terminals.

    What could be  the reason for the Software shutdown while every signals(SBCLK, FSYNC and its ratio and Datain) are good ? 

    Thanks

    MS Vel

     

  • Hi, Anjanaa,

    My colleague will take a look a this and will answer as soon as possible.

    Best regards,
    Luis Fernando Rodríguez S.

  • Hi 

     Also during the same above condition (Software Shut down condition), We are not getting AREG (Gate drive voltage regulator output) voltage. But we are getting DREG voltage as 1.6V.

    During Software shut down condition  will we not get DREG Voltage?

    Or due to DREG voltage absence, we are getting software shut down?

    Kindly clarify above both queries (present and previous thread) as soon as possible.

    Thanks 

  • Hi Anjanaa,

    Can you share your device configuration?
    Are you generating this configuration using PurePath Console 3?

    If you're not using the EVM, can you also share your schematic just to verify everything is correct.

    Regsiters 0x20 to 0x25 can be used to know if an error has triggered an interrupt.

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  • Hi Vel,

    I'm also following up on this on the other related thread.

    Can you please share your PPC3 configuration? And also what are your clock frequencies (SBCLK, FSYNC)?
    I'll try to replicate your test on my side.

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  •  Hi Ivan,

      Please find below device configuration

    Chip Address                           Register            value

    TAS2770_CHIP_ADDRESS  CLOCK_CFG  0x00
    TAS2770_CHIP_ADDRESS  PB_CFG1        0x06
    TAS2770_CHIP_ADDRESS  INT_MASK0    0x00
    TAS2770_CHIP_ADDRESS  INT_MASK1    0x00
    TAS2770_CHIP_ADDRESS  TDM_CFG0    0x09
    TAS2770_CHIP_ADDRESS  TDM_CFG1    0x03
    TAS2770_CHIP_ADDRESS  TDM_CFG2    0x0A
    TAS2770_CHIP_ADDRESS  TDM_CFG3    0x00
    TAS2770_CHIP_ADDRESS  TDM_CFG4    0x32
    TAS2770_CHIP_ADDRESS  TDM_CFG5    0x42
    TAS2770_CHIP_ADDRESS  TDM_CFG6    0x45
    TAS2770_CHIP_ADDRESS  PB_CFG0       0x0F
    TAS2770_CHIP_ADDRESS  PWR_CTL      0x00

    We Checked the some register, here mention the Register Name and get value :-

    MISC_IRQ  -  0x81;

    INT_LIVE0,INT_LIVE1,INT_LTCH0,INT_LTCH1,INT_LTCH2,INT_MASK0,INT_MASK1 - 0x00;

    PWR_CTL -   0x02;  (Software Shutdown)

    TDM_DET  - 0x24;

    Find below the snippet of Audio amplifier schematics for your review

    From Host microcontroller, I2C, I2S and SDZ signals got level translated to 1.8V and provided to amplifier. Power supply (PVDD) to amplifier is controlled by host controller and it enables the power during alarm condition.

    We had probed SBCLK, FSYNC and SDIN at the amplifier side and it meets the requirement. We don't have any TDM clock error or FSYNC ratio error or anything. We had unmask the interrupts and check for any interrupt, but we don't get any. We are getting "Software Shutdown" while reading power control register. Except that we are not getting any interrupt. We had initialize I2C communication after 10ms of SDZ high and initialize I2S after 16ms of I2C communication. We can able to read the registers using I2C communication. But only thing stopped us is "Software Shutdown". Kindly let us know the solution for the above issue.

    Thanks in Advance

    R.Sivasuryan

  • What are your clock frequencies?

    I would recommend to generate the configuration sequence using PPC3.

    I set only the registers that you add in your last comment and the device is not being initialized completely.
    Attached is a basic configuration generated from PPC3, this one is working correctly. However if you're using different clocks than the EVM board, it would need to be adjusted.

    init.cfg

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  • Hi,

    Do you have further questions or comments about this?
    Is your device able to initialize properly now?

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  • Hi Ivan,

    Our clock frequencies are 6.1Mhz and sample rate is 96Khz and ratio is 64.

    Still we are facing the issue even after we had changed configuration sequence as you recommended in init.cfg.

    Thanks

    R.Sivasuryan

  • R.Sivasuryan,

    I verified the provided init.cfg with BCLK = 6.144MHz and FSYNC = 96kHz. It is working fine.
    However I generated a new one attached below:

    init_96k-64rate.cfg

    Note that in these cfg files, there are some commands at the end that enable and disable the device. Only use the enable part for initialization, you can use the disable part later to put the device in sleep.

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  • Hi Ivan,

      Kindly let me know the reason for software shutdown other than the listed conditions which is mentioned in datasheet (like Invalid SBCLK to FSYNC ratio, Invalid FSYNC frequency, Halting of SBCLK or FSYNC clocks, TDM clock error, load current, die temperature).

    We are not getting any interrupts or IRQ, the only issue is Software shutdown. Kindly provide suggestions.

    Thanks

    R.Sivasuryan

  • Hi

     Kindly let us know if any suggestions you have in above configuration and schematics.

    Thanks

    R.Sivasuryan

  • Hi Sivasuryan,

    Can you provide some scope captures of your supply voltages while the device is initializing? Perhaps there is some transient that causes the device shutdown.

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  • Hi Sivasuryan,

    Were you able to get the requested captures?
    Is there any update on your application status?

    Thanks!

    Best regards,
    -Ivan Salazar
    Applications Engineer - Low Power Audio & Actuators

  • Hi Ivan,

       I had put 0.1uF capacitor in both the speaker terminals in schematics. After we removed the capacitor, it started working. The capacitor in the speaker terminal suppresses the AC signal and hold the device in software shut down mode.

    Thanks

    R.Sivasuryan