Part Number: TLV320AIC23B
Dears:
May I consult you one thing regarding TLV320AIC23B audio codec’s THD under AVDD=2.7V for Analog Linein to Lineout, bypass mode?
In bypass mode, analog linein to analog lineout, AVDD=2.7V, test conditions are shown below:
Input analog signal freq=1kHz, 0dB for signal level.
If we treat 0dB amplitude as the output level, that means the output level should be equal to 1.0Vrms.
However, under the condition of AVDD=2.7V, the output of 1.0Vrms means 2.828Vpp (Peak2Peak Value).
That means the analog output level is even higher than AVDD=2.7V.
As a result, a serious distortion would happen under the output level of 2.828Vpp.
Because the nonlinear region of the chip is reached due to over large amplitude for the output level.
Under such condition, typical value of -86dB reading is unbelievable! (According to the Table 2.3.3, it’s -86dB)
Please see the bypass mode condition in red rectangle for the table 2.3.3 shown above.
To confirm this, we use TLV320AIC23EVM2 bench board to test TLV320AIC23B codec chip, with the register setting for bypass mode, and AVDD=2.7V, analog output level = 1Vrms, etc.. The result was quite bad, THD just around -24.5dB (not the value near -86dB). It proves what we concern for such conditions --- induced serious distortion due to over large amplitude.
Please see the AP analyzer result for EVM2 test below: Can we say this typical value is not correct indicated in the datasheet?
2086.Regarding TLV320AIC23B Bypass Mode AVDD2.7V THD Value.docx
