This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3104: Register 86: LEFT_LOP/M Output Level Control Register, bit D1

Part Number: TLV320AIC3104

Dear Sir,

Refer to TLV320AIC3104 datasheet page 68, Table 88. Page 0/Register 86: LEFT_LOP/M Output Level Control Register,

Could you explain further what is the meaning of bit D1 => value 1: Not all programmed gains to LEFT_LOP/M have been applied yet?

It is read bit, can it be changed by coding?

For value 1, does it mean the programmed gains is not applied? 

If I am using the LEFT_LOP/M and with gain programmed, what should I set the bit value? Or what should be the value be?

Thanks.

Best regards,

Wee Keat

  • Wee Keat, 

    D1 is read only,  but there is an error in the description

    for registers 51, 58,65,72, 86 and 93  the description for D1 currently reads:

    D1 = 0 when "All programmed gains to *output block*  have been applied"

    D1 = 1 when "Not all programmed gains to *output block*  have been applied"

    This is incorrect

    It should actually read:

    D1 = 0 when "Not all programmed gains to *output block*  have been applied"

    D1 = 1 when "All programmed gains to *output block*  have been applied"

     

    Also for Registers 86 and 93 D0 is R/W. 

     

    best regards,

    -Steve Wilson

  • Dear Steve, 

    How about the reset value? Is it correct D1=1 after reset? ( reply from Aaron Estrada51 that the reset value in datasheet also incorrect, it should be 0)

    For this D1=1, does it mean if there is any gain changes on LEFT_LOP/M, D1 value will change from 0 to 1, am I right?

    Thanks.

    Best regards,

    Wee Keat

  • Dear Steve, 

    How about the reset value? Is it correct D1=1 after reset? ( reply from Aaron Estrada51 that the reset value in datasheet also incorrect, it should be 0)

    For this D1=1, does it mean if there is any gain changes on LEFT_LOP/M, D1 value will change from 0 to 1, am I right?

    In what condition the D1 will change from 0 to 1 or from 1 to 0?

    Thanks.

    Best regards,

    Wee Keat

  • Wee Keat, 

    The reset condition is '0' "not all gains have been set"  this makes sense as the output isn't powered up by default.  gains cannot be set on an output that is disabled. 

    Lets assume the Left_LOP/M output is enabled, but muted.  when the mute is disabled, there is a softstepping algorithm that slowly increases the gain, as to reduce the click/pop.  This soft stepping algorithm takes some time to complete, so between the time when you unmute, to the time when the soft stepping completes, D1 will change from a '1' to a '0' when the algorithm starts,  and back to a '1' once it completes.  This takes place in a matter of msec and is dependent on the Fs, and how many steps per sample are used, so the processor can either check the status of this register to make sure the process is complete Or, add a short delay to allow for gain change to complete. 

    To say it another way  D1 will always be a '0' when the device is powered down.  once the device is powered up D1 will become '1' and remain that way until the gains are changed or the device is powered down.  

    best regards,

    -Steve wilson