• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 156 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TAS6424-Q1: About supported clock rates description

Ryo Akashi
Expert 8950 points
Part Number: TAS6424-Q1

Hello experts,

I got question about suported clock rate from customer.
In datasheet P19 9.3.1.5, there is description "The MCLK clock must not be in phase to sync to SCLK."
Could you tell me how do we interpret this description? We don't see such description on other device's datasheet.
Is there OK/NG timing chart something?

Thanks and best regards,
Ryo Akashi