• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 142 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM1802: Power Down mode and Power on Reset

Kuramochi Tadahiko
Guru 28715 points
Part Number: PCM1802

Hi,

When the device enters power-down mode, is the internal power-on reset activated?

I would like to know if we should wait during 4084/fs after removing power-down mode as below.

Best Regards,

Kuramochi

  • 0
    TI__Intellectual 800 points

    Hi Kuramochi-san,

    Yes, the internal power-on-reset is asserted when the device enters power-down however the power-on-reset get de-asserted only after 1024 system-clock counts after VDD raised back above 2.2V (typical).

    After power-on-reset de-assertion, the device will give zero data on DOUT for 4480 I2S frames. Host device need not to wait and can start recording the I2S data after power-supply ramp but just that the data will be zero for initial 4480 frames and proper recorded non-zero data is expected to be available only after this initial frames.

    Regards,

    Uttam