This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV320AIC3204: PLL setting for 12MHz MCLK input and 48KHz WCLK in TLV320AIC3204

Part Number: TLV320AIC3204

Hi all,

 My customer uses TLV320AIC3204 in their audio codec application with 12MHz MCLK input and need 48KHz WCLK to backend intel chip. We use different PLL setting to generate 48K and get different sound resunt (1KHz with different ... harmonic?). Is there any suggestion about PLL setting (P/R/J/D/dividers...) for our reference? Andy why different PLL setting (with same WCLK result) cause different sound heard?

Best regards,

Gary Teng

  • Hi Gary,

    We have an available PLL calculator on the device product page. You can find it here

    This calculator will help confirm if the PLL settings you are used will generate the appropriate clock and satisfy the requirements. I recommend you give this a look. You can also provide a register dump and I can take a look at how the device is being configured to see if there may be a configuration issue. 

    Regards,

    Aaron Estrada

  • Hi Aaron,

     Please see the attached file about register dumped from customer's test environment. Please help to check what's wrong in our setting. Thanks for your kindly help.

    Regards,

    Gary2072.aic3204.zip

  • Hi Gary,

    I looked through the PLL settings in the register dump you provided and when P = 1, R = 1, J = 8, D = 1920, is there noise? What other values are the coefficients changed to?

    When R > 1, there can be in increase in noise due to the multiplier. Is this what you are seeing?

    Regards,
    Aaron

  • Hi Aaron,

    1. Please check the wav file we attached before. There're irregular noise at background with 1KHz.

    2. When we use evm with external 12MHz oscillicator, we modify PLL setting  (like P = 1, R = 1, J = 8, D = 1920 or R = 2, P = 2, or Adjust different NDAC/MDAC/DOSR to generate FS = 48KHz) and get different noise / sound like 1KHz with different noise / harmonic sound. But when we use on board's 11.2896 MCLK, everything sounds good. Customer hope us can provide a reference setting (for P/R/J/D and divider in 12MHz MCLK input), or any reason we hear different sound in different divider but the final WCLK are the same?

    Regards,

    Gary

  • Hi Gary,

    To better understand the behavior the customer is seeing, how is the 12MHz oscillator connected to the EVM? Can you please have the customer share their EVM and USB-MODEVM settings? I would like to ensure that the boards are set up correctly. 

    Regards,

    Aaron Estrada

  • Hi Aaron,

    As Gary said, use OSC.12M Hz to input MCLK and adjust the parameters to 48kHz sampling rate,
    there will be strange sounds different from the original(11.28 MHz 44.1kHz sampling rate),
    Attached are OSC. 12M Hz & original setting and recording files for your reference.
    I have tried different parameters here, although they can reach 48KHz sampling rate,but there will be strange sounds.
    could You provide me with verified parameters to MCLK=12M Hz & recoding 48KHz sampling rate?

    thank you!

    TI_Audio Codec.7z

  • Hello Paul,

    For a 12MHz I would use the following parameters which should be identical to the original coefficients:

    P = 1

    R = 1

    J = 8

    D = 1920

    MDAC/MADC = 2

    NDAC/NADC = 8

    Form the register configuration you sent, these values were set = 1 which is not correct. Please use the following coefficients and let me know if there is still any noise heard. 

    Regards,
    Aaron Estrada

  • Hello Aaron,

    Use your suggested parameters to record 1 KHz,

    it sounds different from the normal recorded sound,

    you can see the difference from the spectrogram (please refer to the attachment)

    Does the internal PLL calculation cause the sound to be distorted?

    P.S.Normal sound 1K sound source file is the original audio file recorded by EVM

    TI_AUDIO_CODEC_0128.7z

  • Hello Paul,

    When using the EVM, how is the external oscillator connected? Is it possible to share an image of the boards? I would just like to make sure that the USB-MODEVM settings and jumpers are configured correctly for an external clock signal. 

    Incorrect PLL configuration can cause some noise and distortion of the signal but is using a 12MHz input clock, I do not see any issues here. 

    Regards,
    Aaron

  • Hello  Aaron,

    For my OSC. 12MHz connection method, please refer to the attachment.

    I still don’t have a good way for OSC. 12MHz input can be adjusted to a clean 1KHz.

    Regards,
    PaulTI_AUDIO_CODEC_0129.7z

  • Hello Paul,

    The EVM is set up for 44.1kHz and therefore, WCLK = 44.1kHz. Are you providing a 48kHz WCLK to the EVM?

    Regards,
    Aaron Estrada

  • Hello Aaron:

    When MCLK input 12MHz, I disconnect the internal 44.1K Hz of EVM WCLK and connect the signal generator to 48K Hz, there will be no sound

    What is the reason for changing WCLK = 48KHz?

    Regards,
    Aaron EstradaTI_AUDIO_CODEC_0202.7z

  • Hello Paul,

    You are trying to record audio at 48kHz Fs using the EVM and an external 12MHz oscillator, correct? Because the EVM is set to record and playback at 44.1kHz, WCLK is also set to 44.1kHz. WCLK frequency needs to be equal to desired Fs and which is why I believe you are hearing a normal recording when using the EVM MCLK. 

    When you set WCLK = 48kHz, I don't think it was properly aligned with BCLK since it was coming from a function generator and data was not properly transmitted. WCLK and BCLK need to be aligned in a specific manner according to the format selected (I2S, LJF, RJF, DSP, etc.).

    If you need to set WCLK to 48kHz, you can use the on-board EEPROM writer to change the EVM Fs from 44.1kHz to 48kHz. To do this, open the GUI and click on Tools then EEPROM Writer. Then follow the instructions. When browsing for the firmware, click on USBfirmware then scripts_AIC32x4. In that folder, select the 48kHz file. Once you have done this, you can now verify WCLK as it should now be 48kHz. The PLL settings I sent over can now be used. 

    Please let me know if you have any trouble. 

    Regards,
    Aaron Estrada

  • Hello Aaron,

    A strange thing happened.
    When I followed your suggestion to update the 48kHz file and pressed the PROGRAM EEPROM button,the EVM became disconnected, and it was useless to power it on again.
    Now EVM BD is not working.Is my step wrong??

    Regards,

    Paul HsuTI_AUDIO_CODEC_0203.7z

  • Hello Paul,

    Hmmm this is strange. You may need to revive the USB-MODEVM. Please use the following E2E post to help guide you through this process. 

    You can also use the 48kHz Fs .bin file to revive the USB-MODEVM and have a 48kHz Fs. 

    Regards,

    Aaron Estrada