• State TI Thinks Resolved
  • Locked Locked
  • Replies 8 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 357 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TLV320ADC3101: ADC3101 configuration for Master mode

TLV320ADC3101: ADC3101 sampling frequency not correct

wxyxiangyang
Intellectual 670 points
Part Number: TLV320ADC3101

Dear Expert,

we are using the ADC3101 for data acquisition,  we use it as the slave mode ,  and the timing is from the external MCU timing which is 32MHz, if we want to get 

a sampling frequency of 22.05KHz fs, could you give me a setting demo about the register?

many thanks.

  • 0
    TI__Guru 62055 points

    Hello,

    Nice to connect with you again.  The team is tied up with a few other activities today and I wanted to jump in and quickly ask that you try entering the desired parameters into the Audio CODEC/ADC  PLL calculator tool (link below) and use them to see if it's working properly.  It's likely a slightly off divider setting.

    The tool will also confirm that the configuration you're looking for is supported.  Let us know how it goes and we'll keep supporting you.

    CALCULATION TOOL
    SLAR163.ZIP (487 KB)
  • 0 in reply to Collin Wells
    Intellectual 670 points

    Dear Collin,

    we use the BCLK as the input of ADC, BCLK from the MCU is 5MHz.    but still the result not work, is there anything else should we take care of?

  • 0 in reply to wxyxiangyang
    Intellectual 670 points

    more information:

    the register setting is as below (red text), the BCLK from the MCU we measured is 5Mhz. 

  • 0 in reply to wxyxiangyang
    Intellectual 670 points

    Dear expert,

    looking forward to the reply, thanks.

  • 0 in reply to wxyxiangyang
    TI__Mastermind 23050 points

    Hi,

    If your BCLK is 5MHz, you're not going to be able to run the device at a standard audio rate because your BCLK needs to be a multiple of your sample rate. You can use a non-audio MCLK to generate audio rate clocks using the PLL or run the device at non-audio rates, but if you are trying to run BCLK at a rate unrelated to WCLK this will not work.

    Best,

    Zak

  • 0 in reply to Zak Kaye
    Intellectual 670 points
    Dear expert, what is the difference of ADC3101 slave mode and master mode？ could you pls tell what should be the register setting for each mode？if i set the ADC3101 as the slave mode, do the P R J D setting still need to set? in addition, i want to ask for the AOSR setting, can i set the value to 136？as my understand, the AOSR shoule be a fixed value because it is the product of decimation ratio and CIC factor. decimation is 4 depends on the framework and CIC filter ratio is hardware properties
  • 0 in reply to wxyxiangyang
    Intellectual 670 points
    Dear expert, I am looking forward the reply, thanks
  • 0 in reply to wxyxiangyang
    TI__Mastermind 23050 points

    Hi,

    Slave mode means you are supplying all of the clocks to the device and it just outputs the data, master mode means you provide it with a master clock and it generates the BCLK and LRCK based on how you program the dividers.

    In either case it is necessary to program the PLL, dividers, and filter based on how you intend to use the part. All of our specifications and filter characterization is done with an AOSR of 32, 64, or 128, but as long as you abide by the restrictions given in section 11.2 and you AOSR is an integer multiple of the decimation factor then this should be fine.

    Best,

    Zak