This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: LMK05028
I have a question about LMK05028.
What is the Min / MAX value of the input-to-output phase offset of the LMK05028?I want to know the output phase difference between devices caused by Input-to-output phase offset.
In reply to Timothy T:
Thank you for your comment.
I understood what you are saying.
However, what I am concerned about at this time is that the phase difference between the input and output is not deterministic.
I corrected the points pointed out by you and observed the input and output waveforms again with an oscilloscope.
However, the phase of the output fluctuates relative to the phase of the input.- Yellow input- Blue OUT4_P- Pink OUT3_P
I was expecting that the input-to-output phase offset was always deterministic by using it in ZDM, is my recognition wrong?
Or is there something strange about the setting?
Thank you for your confirmation.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
I've confirmed your file. I was able to measure deterministic phase between input and output. This measurement was made from IN0_P to OUT4_P.
I recommend the following updates:
If you are having difficulty repeating the measurement for deterministic input to output phase, read the status bits and please confirm...
To design your own Clock Tree solution, visit WEBENCH Clock ArchitectMore information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html
Thank you for your cooperation!
I tried your settings.However, the input to output phase offsets are not yet deterministic.The following contents were confirmed and executed, but it was useless.
I'm sorry, but please keep in touch a little more.
* Can you tell us about the environment you evaluated?Ex) What is the reference input using?
I will try to be as similar as possible to your evaluation environment and see if we can get similar results.
Best Regards,Kaede Kudo
In reply to KAEDE KUDO:
Here is an example plot from my setup. I repeated this measurement 5 times, they all looked the same.
CH1 (yellow) = IN0_P signal from Signal Generator. I think it was a Rohde & Schwarz SMB100A.CH2 (green) = OUT1_PCH4 (pink) = OUT4_P
* If you look at two outputs, as I did above.. can you confirm they have the same/deterministic phase to one another?
* Please confirm that all the wave forms display properly, it is just from one lock, to the next lock that they change. - Can you share a plot of your signals as above? And also a second illustrating how they shift?
thank you for contacting.
I was able to solve the problem and I was able to see deterministic delays in input and output.
The reason was that the Reference I used had a wander.I was able to solve the problem by taking one of the following two measures.*Change Reference to Signal Generator output.*Expand LBW of DPLL1.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.