Part Number: CDCLVD1204
According to the datasheet, the recommended power supply decoupling method is to use a 1uF capacitor on the board supply side and 10uF + 0.1uF capacitors on the chip supply side. It is not a typo, right?
I have checked the design of the EVM of CDCLVD1204. 4.7uF is used on the board supply side and 4.7uF + 0.1uF are used on the chip supply side.
A similar strategy is deployed on the EVM of other ICs in the same family, like 10uF on the board supply side and 10uF + 0.1uF on the chip supply side.
It would be grateful that you can confirm the recommended power supply decoupling method for CDCLV1204 here. Many thanks in advance!
I would recommend the following power supply decoupling filter:
To design your own Clock Tree solution, visit WEBENCH Clock Architect !
More information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.