This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCM9102: CDCM9102

Part Number: CDCM9102

We have tested for the startup conditions. Captured the following waveforms. At startup sufficient time is available between power ramp up and RSTOUT deassert.  Please look at the waveforms and suggest any solutions.

1. Power Rampup

2. Blue one is Power and Yellow is RSTOUT

3. Analog Node(VDD3,VDD4,VVD5, VDD6) and IO Node(VDD1, VDD2). All are applied simultaneously.

We are meeting the following still Differential Clock Not generating.

we tested with 10K on OS0 instead 100k . We are not getting differential clocks. We have lot of priority on this particular interface. KIndly suggest us.

Thanks & Regards,

N.V.Subbaiah.