• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 20 subscribers
  • Views 657 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCEL925: The delay time of Xtal and signal output

daniel
Genius 5095 points
Part Number: CDCEL925

Hi Team,

We measure the delay time of Xtal and signal output (Y1), and fine about 700ms delay.

We think it takes too long. Is this delay time normal? Or can be adjusted?

Please refer to below waveform and schematic, and give us some comment and advice.

Thanks

  • 0
    TI__Mastermind 32575 points
    Figure 18 in the datasheet shows the startup time is much faster (within 300 us in Figure 18).

    One thing to check is whether the CLK_SEL line is pulling the S0 pin low for ~700 ms after power-up. S0 pin functions as an output enable control pin by default. If you want the output to be enabled immediately after crystal start-up, then leave the S0 pin floating so it gets pulled high (output enabled) through the internal pull-up resistor.

    Regards,
    Alan