This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCM6208: EVM software frequency planner behavior.

Part Number: CDCM6208

Hello.

When I was designing the PCB I used a software (not sure if TICS or the EVM software) to plan the output frequencies.

While I was creating the register stream  using the EVM software, I found I could not configure the outputs like I designed in my hardware. I need six ouputs with 5MHz and two with 40MHz. Y4 and Y5 should be 50MHz, all the others should be 5MHz. However, after trying the frequency planner it does not produce the expected results, i.e. setting Y4 and Y5 to 40MHz and Y6/Y7 to 5MHz.

I tried to change the order on frequency planner but it usually sets Y6 and Y7 to 40MHz no matter the order.

I can set the outputs by manually editing the registers values. Is there any reason for this choice of outputs in terms of performance (e.g. jitter)? Is there a way to force the software to produce the outpus with the planner?

  • The frequency planner may not be able to assign all target output frequencies to the specific Yx outputs that you're expect. It should do a good job at assigning / forcing output frequencies to Y0-Y3 if you mark the checkbox(es) in the frequency planner. After the frequency planner generates an initial configuration, you can override specific frequency assignments to Y4-Y7 by manually entering the "Desired Output" frequencies (right side of block diagram view) and it will calculate the output divider values.

    Alan
  • By the way, clicking the "Help" menu will provide a little more information on the tool usage.

    Alan
  • Hello, Alan,

    That worked, thank you.

    It was not obvious (not for me, at least) as I guessed that option was related to error or jitter. Unfortunately the help does not help. :)

    Once again, thank you very much.

    Elder.