This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMX2582: MUXOUT / SDO timing

Part Number: LMX2582

The SPI interface timing in the LMX2582 data sheet doesn't include timing for the MUXOUT pin when operating as SDO. Section 6.6 doesn't show MUXOUT at all, and section 7.4.3 implies that the data is latched onto MUXOUT on the falling edge of the clock, but doesn't say that explicitly.

Can you verify that the MUXOUT / SDO data is latched out on the falling edge of the SPI clock, and what the min/max Tco is for that signal?

We have the SPI bus connected to our FPGA, and we can't fully constrain the timing without that information.

Thanks - 

     -Ryan