• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 19 subscribers
  • Views 149 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCM6208: CLK drop

Shu-Cheng LIN
Guru 11785 points
Part Number: CDCM6208

Hi Sirs,

Sorry to bother you.

Currently using TI's CDCM6208 clock gen.

However, it is found that port 5 provides 100MHz to USB3.0. When some boards are turned on, it will remain at around 99MHZ; when it is turned on halfway, the frequency will drop and it will not be able to recover 99MHZ

We would like to know if the frequency of the clock is not correct, have any suggestions?

  • 0
    TI__Genius 16845 points

    What do you mean by "it is turned on halfway" ?

    When it is turned on halfway, were the registers programmed correctly? I recommend to compare the register readback between the good startup and halfway startup.

    If the frequency is incorrect and you have confirmed that the device is programmed correctly, you might try to calibrate the VCO by following datasheet section 8.3.3 .

    Kind regards,
    Lane