• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 19 subscribers
  • Views 305 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK00301: Can recommend a 156.25M clock ultra-low additional jitter buffer chip?

user5707026
Genius 3145 points
Part Number: LMK00301
Other Parts Discussed in Thread: CDCLVP1204, LMK00334

Hi

Can recommend a 156.25M clock ultra-low additional jitter buffer chip,

a little less than the lmk00301 channels, smaller size, the jitter is preferably as small as 50fs.

Thanks

  • 0
    Genius 3145 points

    Can I recommend a 156.25M clock ultra-low jitter jitter chip, of which 156.25 is a differential clock;
    Less than the number of lmk00301, the volume is smaller, and the jitter is preferably as small as 50fs;
    The number of buffer channels can be 1:2 to 1:4.

  • 0 in reply to user5707026
    TI__Genius 16845 points

    Consider LMK00334 or CDCLVP1204

    Kind regards,
    Lane

  • 0 in reply to Lane Boyd
    Genius 3145 points

    Hi Lane

    Thanks for your advice.

    The jitter of the CDCLVP1204 is smaller, but does not support the HCSL level;
    Can recommend a little less than the lmk00301 channel number, smaller size, jitter less than 50fs, support HCSL level buffer
    Or please tell us how to use CDCLVP1204 to convert, the output LVPECL is converted to HCSL, the input HCSL is converted to the level supported by CDCLVP1204, and the jitter is generally increased.
    Thanks a lot.
    Beat Regads
    Elsa Duan
  • 0 in reply to user5707026
    TI__Genius 16845 points

    Hi Elsa,

    For the HCSL input to CDCLVP1204: Place a 50-ohm termination to GND at the end of the controlled impedance transmission line. After the 50-ohms, use and AC-coupling capacitor and resistor divider to set the DC bias on both lines. You can use Rtop = 8.7K and Rbottom = 5K with VCC = 3.3V to set the bias to 1.2V .

    For the CDCLVP1204 output converted to HCSL: Place a 150-ohm termination to GND on the driver outputs for biasing. Use a 8-ohm series resistor before the transmission line for biasing. After the transmission line, use an AC-coupling capacitor and resistor divider to set the DC bias on both lines. You can use Rtop = 470-ohm and Rbottom = 56-ohm with VCC = 3.3V to set the bias to 350mV .

    Kind regards,
    Lane