This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

CDCE913: Absolute Maximum Ratings for SCL/S2 and SDA/S1 pins II

Expert 5165 points

Replies: 1

Views: 51

Part Number: CDCE913

Hello,

 

According to following E2E thread, even though SCL and SDA are 3.3V tolerant, it is not recommended to drive the input when VDD = 0V.

 

https://e2e.ti.com/support/clock-and-timing/f/48/p/769394/2845927?tisearch=e2e-sitesearch&keymatch=CDCE913#2845927

 

My customer does not directly drive SCL and SDA with 3.3V level, would like to pull up them to 3.3V via 1kohms resister.

In this case, the 3.3V pull up rail can power up when VDD = 0V?

 

Best regards,

 

K.Hirano

  • Genius 11250 points

    Hi Kazuhiko,

    In general it is not recommended to pull the GPIO pins high while the device is not powered up.

    Regards,
    Hao

    Clock and Timing Systems & Applications

    To view training videos on Clock and Timing Solutions please visit  TI Precision Labs ​​​​

    More information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.