This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: CDCE913
According to following E2E thread, even though SCL and SDA are 3.3V tolerant, it is not recommended to drive the input when VDD = 0V.
My customer does not directly drive SCL and SDA with 3.3V level, would like to pull up them to 3.3V via 1kohms resister.
In this case, the 3.3V pull up rail can power up when VDD = 0V?
In general it is not recommended to pull the GPIO pins high while the device is not powered up.
Clock and Timing Systems & Applications
To view training videos on Clock and Timing Solutions please visit TI Precision Labs
More information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.