• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 20 subscribers
  • Views 211 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPL5010: Start-up function

TPL5010: TPL5010

Mark Lu1
Prodigy 100 points
Part Number: TPL5010

Hi

I have a question about manual rest pin for TPL5010.

After start-up (normal operation), if DELAY/M_RST is asserted to high, RSTn will generate a low signal after delay tM_RST.

If DELAY/M_RST remain high signal, how about RSTn work? stay low or assert high after delay tDB+tRSTn.

BRs

 

 

  • 0
    TI__Mastermind 18070 points

    Hi Mark,

    My coworker will get back to you tomorrow.

    Regards,
    Hao

  • 0 in reply to Hao Z
    TI__Genius 16845 points

    See Figure 10 in the datasheet; t_DB starts at the falling edge of the DELAY/M_RST signal. If DELAY/M_RST remains high, then RSTn will be held low (if a valid M_RST pulse was issued).

    Note that if DELAY/M_RST is connected to VDD at startup, this is interference with the resistance reading; the device will not be able to select the time interval until VDD is removed from the pin.

    Kind regards,
    Lane