Part Number: LMK05318
I'd like to get an output clk locked with SECREF, I use the TICS-Pro to generate reg settings, now I let,
XO=24.576MHz (50ppm), SECREF=1Hz-1MHz(from Agilent 33210A Waveform Generator), OUT7 = SECREF * 10
It works well for input freq large 100kHz, the output7 sync with the input.
It doesn't work for input below 100kHz, the output7 freq is right, but doesn't sync with input, is there anything I should pay attention?
My coworker will get back to you by the next business day.
Clock and Timing Systems & Applications
To view training videos on Clock and Timing Solutions please visit TI Precision Labs
More information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
What information are you relying on in order to confirm "it works well" or passes for above 100 kHz and similarly not working for below 100 kHz? When Out7 is in "sync" with reference are you judging their phase or more that a shift in frequency on the reference input causes a shift on the output?
Reading the status signals to understand what's happening is always good start for any debugging.
Thanks and regards,
R14 and R13
In reply to Amin Eshraghi:
In my application, I have a secref input(1Hz-1MHz), I need a output7(=secref*10) which locked with the secref input.
I let STAT0 pin output DPLL R Divider, STAT1 pin output DPLL FB Divider.
For secref above 100kHz, STAT1 is in sync with STAT0, they have a fixed phase of 0 or 180 degree. That meas the output7 is also synced with secref. right?
For secref below 100kHz(for example 10Hz), Both of STAT1 and STAT0 have a correct freq of 5Hz, but the phase between them is always in judging, the DPLL is always in unlock status. I have no idea why?
Attached is my TICS Pro file.
In reply to JiaHua Wang:
Monitoring the DPLL R divider and FB divider path will let you know if DPLL has locked.
The attached config is for 10 Hz, was a runscript run?
The status page doesn't seem to be updated (as everything is checked) so I'm not sure, were either reference considered valid?
Also why is VCO1 freq not 2.5 GHz?
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.