• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 20 subscribers
  • Views 194 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04826: Can I use LMK Outputs for Aurora and Ethernet 10G ??

Pavan
Intellectual 670 points
Part Number: LMK04826

Hi

In my custom board, I have LMK04826b IC. 

From these LMK04826b , Clock outputs are connected to different GTx Banks.

Now If I try to access JESD IP, then JESD IP it is accepting the clks, but If I try to use Aurora or Ethernet 10G Subsystem IP, then my PLL inside that IP is not getting Locked.

Aurora and Ethernet 10G Subsystem require 156.25 MHz Clock. If I bypass my LMK04826b and use External oscillator of 156.25 MHz clk, then Aurora and Ethernet 10G PLL is getting Locked.

Also in the LMK04826B Datasheet, it is mentioned that LMK04826b is mainly used for JESD204B Protocol. 

So LMK04826b is only for JESD204B or it can also be used to access Aurora/ Ethernet 10G Subsystem IP's??

 

  • 0
    TI__Mastermind 28960 points

    Hello Pavan,

    LMK04826 can generate 156.25 MHz, so conceivably it should be able to drive the 10G IP as well. Do you know if there is a performance requirement or phase noise mask that must be met for the 10G IP? Have you checked whether LMK04826 156.25 MHz output can meet these performance requirements? Are you sure the 156.25 MHz output is driving the 10G IP block?

    Regards,

  • 0 in reply to Derek Payne
    Intellectual 670 points

    Hello Derek

    I have no idea about the performance requirement for 10 G IP

    But Internally whether it is JESD or 10G or Aurora, for all of these the GTx IP is same (only configurations are different), So I feel that if it works for JESD, then it must also work for 10G.

    How can I proceed further. I don't have any idea about performance requirement or phase noise mask that must be met for the 10G IP.

    Also how to remove phase noise in LMK

    Does it have any configurations???

    Thanks

  • 0 in reply to Pavan
    TI__Mastermind 28960 points

    Hello Pavan,

    Can you provide the following information:

    • A schematic diagram showing how the LMK04826 is connected to the FPGA?
    • The register programming or TICS Pro file used to generate the register configuration for the LMK04826?

    Have you confirmed that the LMK04826 is locked to your reference source?

    Regards,