CDCLVD2102: Buffer Output enable time

patrick nefos

Expert 1760 points

Part Number: CDCLVD2102

CDCLVD2102 Datasheet does not show buffer enable time. I need to gate a pair of LVDS 1:2 clock outputs. - Patrick

0 Noel Fung over 3 years ago

Hi Patrick,

We will check and get back to you.

0 Lane Boyd over 3 years ago in reply to Noel Fung

Hi Patrick,

I checked but we do not have the data for enable/disable time

Kind regards,
Lane

0 patrick nefos over 3 years ago in reply to Lane Boyd

Expert 1760 points

On a related question, can CDCLVD1204RGTR in LVDS mode allow DC - 160 MHz use? I ask because I want to stop the clock input

during certain cycles of our state machine. - Patrick

0 Lane Boyd over 3 years ago in reply to patrick nefos

Hi Patrick,

DC-160MHz is fine. Recommend to DC-couple the inputs and outputs for this application.

Kind regards,
Lane

Clock & timing forum