This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
LMK04208: Input sinwave 10MHz -> Output 30MHz LVCMOS
Part Number: LMK04208
Hi allWould you mind if we ask LMK04208?We have the question which is relation to following forum;https://e2e.ti.com/support/clock-and-timing/f/48/p/923870/3413893If the slew rate of input sinwave 10MHz is out of range,-can the device regard as input? -If the device regard as input, does jitter increase?Kind regards,Hirotaka Matsumoto
with 10MHz sinewave, I have seen that PLL1 will not lock at all.
Since the loop bandwidth in PLL1 is very small, PLL1 output jitter is virtually equal to the jitter of the VCXO, so jitter will not get hurt with sine wave 10MHz reference clock, if it lock.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Noel Fung:
Noel sanThank you so much for your reply!with 10MHz sinewave, I have seen that PLL1 will not lock at all. ->If reference clock is 10MHz, could you inform us why the device(LMK04208) can't lock? Exactly, slew rate is out range.However, as our imagination, we assume that the device can lock. Kind regards,Hirotaka Matsumoto
In reply to Hirotaka Matsumoto:
The R-divider is a counter, when it sees a rising edge, it will count. When slew rate is bad, the rising edge is not obvious, the counter may count at different time on the edge. As a result, the counter output is not a periodic clock with constant period and therefore leading to PLL unlock.
Noel sanThank you so much for your reply!OK, we got it!In case of Input sinwave 10MHz, is there the device which is fatisfied with sinwave 10MHz input?We assume that there are no devices.Kind regards,Hirotaka Matsumoto
Caused by slow slew rate:
1,Try to use a sinewave 10 MHz from an signal source instrument. Increase amplitude to double check lock status. Be careful not to violate max input limitation.
If you can find PLL1 locked, then the key cause is from slew rate. --- Then you will add an Operation Amplifier with Schmitt trigger.
Caused by a big VCXO current leakage:
2, Send your TICS Pro configuration file. For PLL1 unlock, we need to consider VCXO leakage current with small phase detect frequency, charge pump and .VCXO input impedance.
Caused by a noisy reference (10 MHz)
3, Change to a clean reference, or increase loop bandwidth (limited by max Phase detector frequency).
To design your own Clock Tree solution, visit WEBENCH Clock Architect !
More information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.