Part Number: LMK00804B
Hi Team,We are using LMK00804BPW as synchronizer for 3 other LMX2594RHAR. The Q outputs of LMK are directly connected to the SYNC inputs of LMX without any series resistor or pull-up on the lines. A note in datasheet of LMK states: "Outputs terminated with 50 Ω to VDDO/2." does this mean a 50ohm pull-up to be connected externally? Could you please elaborate on this note?Also, In EVM of LMK, a 43ohm is used in series with the output. Should it be included in the design and how does it correlate with the 50ohm pull-up mentioned in the note above.Thanks,Sultan.
50 ohm to VDD/2 means the output is terminated to VDD/2 using a voltage divider with two 100 ohm resistors.
Yes, use the 43 ohm series resistor for impedance matching. The 43 ohm resistor should be placed near the LMK00804B driver output at the start of the transmission line. 50 ohm termination is placed at the end of the transmission line, before the reciever.
More information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html
Learn more about clocking fundamentals by watching the TI Precision Labs: https://training.ti.com/ti-precision-labs-clocks-and-timing
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Lane Boyd:
Hi Lane,Thank you very much for your response.Also, the Vol(max) of LMK is 0.5V but the Vil(max) of LMX is 0.4V. The condition for low state fails in this scenario. Please advice.Thanks and Regards,Sultan.
In reply to Sultan Abdul S:
That VIL value refers to the LMX digital interface, not the clock input. This shouldn't be an issue for the clock input.
Hi Lane, The LMK00804BPW Q outputs are used to drive the SYNC pin of LMX2594 which is a digital interface with IO levels as stated in datasheet PFB:
LMK00804B- Q outs: (powered at 3.3V)
Both devices are powered with 3.3V lines, hence the output Vol(max) is taken as 0.5V while the Vil(max) is 0.4V. Please advice on how to handle this. Also, the resistor divider to VDDO/2 should come between Zo trace and Receiver (shown below) according to my understanding. Please correct me if I am wrong.
I see, thanks for the clarification. In this case, you might use 50ohm to GND rather than 50ohm to VDD/2 to get closer to the GND for the output levels.
You could also apply VDDO =2.5V or VDDO = 1.8V with VDD = 3.3V.
You are correct, the receiver termination comes after the transmission line, at the receiver input.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.